

UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231

DATE MAILED:

 APPLICATION NO.
 FILING DATE
 FIRST NAMED INVENTOR
 ATTORNEY DOCKET NO.

 09/023, 170
 02/13/98
 HULMAIN
 T
 04/23/90, P5/346

- LM02/0903 BLAKELY SOKOLOFF TAYLOR & ZAFMAN

12400 WILSHIRE BLVD SEVENTH FLOOR LOS ANGELES CA 90025-1026 VERBRUGGE, K

ART UNIT PAPER NUMBER
2751

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

See the attached non-that office action.

Office Action Summary

Application No. 09/023,170

Applicat(s)

Holman

Examiner

Kevin Verbrugge

Group Art Unit 2751



X Responsive to communication(s) filed on Aug 9, 1999	
☐ This action is FINAL .	
☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11; 453 O.G. 213.	
A shortened statutory period for response to this action is set to is longer, from the mailing date of this communication. Failure tapplication to become abandoned. (35 U.S.C. § 133). Extension 37 CFR 1.136(a).	to respond within the period for response will cause the
Disposition of Claims	
X Claim(s) 1-20	is/are pending in the application.
Of the above, claim(s)	is/are withdrawn from consideration.
Claim(s)	
X Claim(s) <u>1-20</u>	
Claim(s)	
Claims	
Application Papers	
☐ See the attached Notice of Draftsperson's Patent Drawing	Review, PTO-948.
☐ The drawing(s) filed on is/are object	
☐ The proposed drawing correction, filed on	·
☐ The oath or declaration is objected to by the Examiner.	
Priority under 35 U.S.C. § 119	
☐ Acknowledgement is made of a claim for foreign priority to	under 35 U.S.C. § 119(a)-(d).
	the priority documents have been
☐ received.	
received in Application No. (Series Code/Serial Num	ber)
\square received in this national stage application from the	International Bureau (PCT Rule 17.2(a)).
*Certified copies not received:	
☐ Acknowledgement is made of a claim for domestic priority	y under 35 U.S.C. § 119(e).
Attachment(s)	
☐ Notice of References Cited, PTO-892	·
☐ Information Disclosure Statement(s), PTO-1449, Paper No.	o(s)
☐ Interview Summary, PTO-413	
☐ Notice of Draftsperson's Patent Drawing Review, PTO-94	8
☐ Notice of Informal Patent Application, PTO-152	
SEE OFFICE ACTION ON T	HE FOLLOWING PAGES

Art Unit: 2751

DETAILED ACTION

Specification

- 1. The disclosure is objected to because of the following informality: four serial numbers are missing on page 2 of the specification. Appropriate correction is required.
- 2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-6, 9, 13, and 15-20 are rejected under 35
 U.S.C. 102(b) as being anticipated by "Memory Systems Design and Applications", edited by Dave Bursky, pp. 213-220..

;

Art Unit: 2751

Regarding claims 1, 17, and 18, on page 217 Bursky teaches in the photo caption that "System costs plummet when function duplication is designed out. While most minis duplicate read/write and control electronics for each board of memory DIPs, Interdata makes one read/write/control set serve more memory, by using eight little 'daughter boards.' This packaging also simplifies reconfiguration and speeds up field repair" (emphasis added).

Furthermore, on page 219, third column, he writes that "The PC-board economy is possible through the use of 'daughter boards,' strips that are 8 in. long, 1 in. wide and plug into the 15x15 in. memory board itself. Not only does this mean that 256 kbytes can be packed on the board instead of 32 or 64 kbytes, it also means that function duplication is cut back. As a result, the read/write control logic that would have been duplicated on a series of 64-kbyte boards appears just once on the 15x15 in. motherboard, serving all 256 kbytes. Larry MacPherson, Interdata product manager for the Series Sixteen, points out that this unusual modularity makes it easy to add and subtract memory in the field, and slashes the cost of incremental memory increases" (emphasis added).

Bursky's focus in the passages above is toward the daughter card system of Interdata. However, the underlined passages above

Art Unit: 2751

teach that it was known to use memory controllers on individual memory modules, each of which contained a plurality of memory devices as claimed. In fact, such a design appears to have been the norm. The passages above describe a new (for the time) method of reducing the duplication of the memory controllers by removing them from the memory modules and using a single controller on the motherboard for all memory modules (daughter cards). This is the norm today, and is the admitted prior art of the instant application. However, in 1980 and before, it was common to include the memory controller on each memory module as taught above.

Bursky does not explicitly teach that the motherboard containing the memory modules (which each had their own memory controller) itself contained the claimed system memory controller, however the system memory controller was an inherent part of the motherboard necessary for the proper functioning of the memory module controllers. This broadly claimed system memory controller can be interpreted either as a memory controller presiding over the module memory controllers or as the central processing unit.

Bursky also does not explicitly teach that the memory module controller reformats the transactions it receives before passing them on to the plurality of memory devices, however such

Art Unit: 2751

reformatting is inherent in the devices described by Bursky since memory devices required different format signals than memory module controllers.

Regarding claim 2, Bursky does not explicitly mention the claimed bus, but it is inherent in the memory modules he describes since the electrical signals pass from the module to the controller on wires which can be called a bus.

Regarding claim 3, the bus of claim 2 would necessarily include a clock signal to regulate accesses to the memory in a synchronous system.

Regarding claim 4, the bus of claim 2 would necessarily include a handshake signal to regulate accesses to the memory in an asynchronous system.

Regarding claim 5, the claimed second memory bus is inherent in the memory modules since the module controller must be able to communicate with the plurality of memory devices on the module through electrical wires (bus).

Art Unit: 2751

Regarding claim 6, the bus of claim 5 would necessarily include a clock signal to regulate accesses to the memory in a synchronous system.

Regarding claims 9, 19, and 20, Bursky does not characterize the memory controllers of the memory modules other than to call them read/write/control logic, which meets the broad claim language of handling requests (reads or writes) and controlling transactions.

Regarding claim 13, Bursky shows volatile memory devices.

Regarding claim 15, Bursky teaches multiple memory modules.

Regarding claim 16, in a system with two memory modules having their own memory controllers, as claimed, the memory devices are independent and can store data in different ways.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2751

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 7, 8, 10-12, and 14 are rejected under 35
U.S.C. 103(a) as being unpatentable over "Memory Systems Design and Applications", edited by Dave Bursky, pp. 213-220.

Regarding claim 7, Bursky does not teach that the two buses operate at different rates, however it would have been obvious to one skilled in the art to operate the buses at different rates since the goal of operating each bus at the maximum speed possible for that bus would likely result in a difference in rates since the buses are different (length, use, etc.).

Regarding claim 8, Bursky does not teach that the two buses have a different number of signal lines, however it would have been obvious to one skilled in the art to include different numbers of lines on each bus since the buses are used for different things (one accesses the controller, one accesses each memory device).

Art Unit: 2751

Regarding claim 10, Bursky does not characterize the buses as claimed, however it would have been obvious to one skilled in the art to multiplex on the first bus to save signal lines and to separate address and data lines on the second bus for speed, to achieve maximum speed operation with minimum complexity.

Regarding claims 11 and 12, since DIMMs and SIMMs were common memory modules at the time of the invention, it would have been obvious to implement the module controllers taught by Bursky on the modern memory modules (DIMMs and SIMMs).

Regarding claim 14, it would have been obvious to use nonvolatile memory devices to assure data preservation at power down.

Double Patenting

7. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional

Art Unit: 2751

rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

8. Claims 1-20 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-14 of copending Application No. 09/023172 and claims 1-17 of copending Application No. 09/023234. Although the conflicting claims are not identical, they are not patentably distinct from each other because of the following reasons.

Claims 1-20 of 09/023170 are directed to a memory module having memory devices and a memory module controller. A system memory controller is connected to the memory module controller with a memory bus.

Claims 1-14 of 09/023172 are directed to a memory module having memory devices and a memory module controller. A system memory controller (or a system memory module) is connected to the memory module controller with a memory bus. The memory module controller comprises interface circuitry to receive transactions from the memory bus and further comprises control logic to generate other transactions for the memory devices.

Art Unit: 2751

The memory module controller of 09/023170 necessarily includes interface circuitry to receive transactions from the memory bus and further necessarily includes control logic to generate other transactions for the memory devices, therefore 09/023170 is not patentably distinct from 09/023172.

Claims 1-17 of 09/023234 are directed to a memory module having memory devices and a memory module controller.

The memory module of 09/023234 is necessarily connected to a system memory controller of some sort (a special chip or the CPU) with a memory bus, therefore 09/023170 is not patentably distinct from 09/023234.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Conclusion

The method claims are grouped and rejected with the apparatus claims because the steps of the method are obviously met by the disclosure of the apparatus and methods of Bursky as discussed above.

Art Unit: 2751

Any inquiry concerning this or an earlier communication from the Examiner should be directed to Kevin Verbrugge by phone at (703) 308-6663.

Any formal response to this action intended for entry should be mailed to Commissioner of Patents and Trademarks, Washington, D.C. 20231 or faxed to (703) 308-9051 or -9052 and labeled "FORMAL" or "OFFICIAL". Any informal or draft communication should be faxed to (703) 308-5359 and labeled "INFORMAL" or "UNOFFICIAL" or "DRAFT" or "PROPOSED" and followed by a phone call to the Examiner at the above number. Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

Kevin Verbrugge

Patent Examiner

August 31, 1999

EDDIE P. CHAN
SUPERVISORY PATENT EXAMINER